Uses of Package
com.github.croesch.micro_debug.mic1.controlstore

Packages that use com.github.croesch.micro_debug.mic1.controlstore
com.github.croesch.micro_debug.console   
com.github.croesch.micro_debug.mic1   
com.github.croesch.micro_debug.mic1.api   
com.github.croesch.micro_debug.mic1.controlstore   
 

Classes in com.github.croesch.micro_debug.mic1.controlstore used by com.github.croesch.micro_debug.console
MicroInstruction
          Represents an instruction in the micro code.
 

Classes in com.github.croesch.micro_debug.mic1.controlstore used by com.github.croesch.micro_debug.mic1
MicroControlStore
          The store for MicroInstructions.
 

Classes in com.github.croesch.micro_debug.mic1.controlstore used by com.github.croesch.micro_debug.mic1.api
MicroInstruction
          Represents an instruction in the micro code.
 

Classes in com.github.croesch.micro_debug.mic1.controlstore used by com.github.croesch.micro_debug.mic1.controlstore
ALUSignalSet
          Represents a set of signals: SLL8, SRA1, F0, F1, ENA , ENB, INVA and INC.
The signals determine the behavior of ALU and Shifter.
CBusSignalSet
          Represents a set of signals: H , CPP , MAR , MDR , OPC , PC , SP , TOS and LV.
The signals determine whether the result of ALU/Shifter should be written into the specific register.
JMPSignalSet
          Represents a set of signals: JMPN, JMPZ and JMPC.
The signals determine the behavior of calculation of next address in micro-program to execute.
MemorySignalSet
          Represents a set of signals: write, read and fetch.
The signal write determines whether the content of the register MDR should be written to the memory to the address defined by MAR.
The signal read determines whether content of the memory at the address defined by MAR should be written into the register MDR.
The signal read determines whether content of the program memory at the address defined by PC should be written into the register MBR.
MicroInstruction
          Represents an instruction in the micro code.
 



Copyright © 2012. All Rights Reserved.